Welcome
Copyright © SirsiDynix. All rights reserved.
(Build horizon-8.0.1.5407)
Center Of Excellence for Jordanian Public University Library System (COE-JOPULS)
العربية (السعودية)
English (United States)
Log in
Help
Welcome
Jordanian Union Catalogue
360 Search
Search Libraries Catalogue
Simple
Advanced
Power
Community Resource
Search History
My List
My Account
Search
Options
Refine
Start Over
Show details
Hide details
Duplicate Items
Add to My List
Print
Sorts and Limits
Sorts:
None
Author
Publication Date
Publisher
Subject
Title
Title:
VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Santa Cruz, CA, USA, October 7-10, 2012, Revised Selected Papers / edited by Andreas Burg, Ayá¹£e Coá¹£kun, Matthew Guthaus, Srinivas Katkoori, Ricardo Reis.
IFIP Advances in Information and Communication Technology,
IFIP Advances in Information and Communication Technology,
Main Entry:
Burg, Andreas. editor.
Coá¹£kun, Ayá¹£e. editor.
Guthaus, Matthew. editor.
Katkoori, Srinivas. editor.
Reis, Ricardo. editor.
SpringerLink (Online service)
Publisher:
Springer Berlin Heidelberg : Imprint: Springer,
Publication Date:
2013.
Publication Place:
Berlin, Heidelberg :
ISBN:
9783642450730
Subject:
Computer science.
Computer hardware.
Computer network architectures.
Computer science.
Computer System Implementation.
Computer hardware.
Computer Systems Organization and Communication Networks.
Series:
IFIP Advances in Information and Communication Technology, 418
IFIP Advances in Information and Communication Technology, 418
Contents:
FPGA-Based High-Speed Authenticated Encryption System -- A Smart Memory Accelerated Computed Tomography Parallel Backprojection -- Trinocular Stereo Vision Using a Multi Level Hierarchical Classification Structure -- Spatially-Varying Image Warping: Evaluations and VLSI Implementations -- An Ultra-Low-Power Application-Specific Processor with Sub-VT Memories for Compressed Sensing -- Configurable Low-Latency Interconnect for Multi-core Clusters -- A Hexagonal Processor and Interconnect Topology for Many-Core Architecture with Dense On-Chip Networks -- Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections -- On the Automatic Generation of Software-Based Self-Test Programs for Functional Test and Diagnosis of VLIW Processors -- SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture -- CMOS Implementation of Threshold Gates with Hysteresis -- Simulation and Experimental Characterization of a Unified Memory Device with Two Floating-Gates.
Related Records:
Springer eBooks
Printed edition: 9783642450723
Cover Image:
Results 1 - 1 of 1
Agency:
Collection:
Item Type:
Status:
Barcode:
Media Type:
JUST Main Library
Electronic Resources
No Circulation
Available Online
-638810
Book